

R SEARCH TRIANGLE INSTITUTE

RTI/3628/89-3QTR

CD-A216 080

November 1989

DEVELOPMENT OF A Ge/GaAs HMT TECHNOLOGY

BASED ON PLASMA-ENHANCED

CHEMICAL VAPOR DEPOSITION

Quarterly Report -- Third Quarter

R. J. Markunas
S. V. Hattangady
R. A. Rudder
G. G. Fountain
J. B. Posthill
G. Lucovsky

STRATEGIC DEFENSE INITIATIVE ORGANIZATION
Innovative Science and Technology Office.

Office of Naval Research Program No. N00014-86-C-0838



DISTRIBUTION STATEMENT A

Approved for public release; Distribution Unlimited

POST OFFICE BOX 12194 RESEARCH TRIANGLE PARK, NORTH CAROLINA 27709-2194

89 12 26 170

	ASSIFICATION		REPORT DOCU	MENTATION	PAGE			
. REPOR SECURITY CLASSIFICATION				16. RESTRICTIVE MARKINGS				
Unclassified a. SECURITY CLASSIFICATION AUTHORITY				None 3. DISTRIBUTION/AVAILABILITY OF REPORT				
				Unlimited				
b. DECLA SIFICATION / DOWNGRADING SCHEDULE				Sittimited				
PERFO: ING ORGANIZATION REPORT NUMBER(S)				5. MONITORING ORGANIZATION REPORT NUMBER(S)				
83B- 3	83B-3628				Office of Naval Research			
NAME PERFORMING ORGANIZATION			6b. OFFICE SYMBOL	7a. NAME OF MONITORING ORGANIZATION Office of Naval Research				
Research Triangle Institute			(If applicable)					
ADDRE	(City, State, an	nd ZIP Code)	<u> </u>	75. ADDRESS (Cit				
	P.O. Box 12194				800 N. Quincy St.			
Resea	rch Triang	gle Park, NC 2	27709		on, VA 22			
	NAME OF FUNDING SPONSORING 86. OFFICE SYMBOL				9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER			
ORGANIZ SDIO~		•	(If applicable)	N-00014-86-C-0838 .				
. ADDRESS	ADDRESS (City, State, and ZIP Code)				10. SOURCE OF FUNDING NUMBERS			
Penta				PROGRAM ELEMENT NO.	PROJECT NO.	TASK NO.	WORK UNIT	
Washington, DC 20301-7100								
SUPPLEM	ENTARY NOTA		1-89 то 9-30-89					
	COSATI CODES 18. SUBJECT TERMS				if necessary	and identify by	block number)	
FIELD			1	(Continue on reverse if necessary and identify by block number)				
			Germanium, G	allium Arsenide, High Mobility Transistor				
ABSTRACT	(Continue on	reverse if necessary	and identify by block (number)				
dur at dur pro	ing the p developme ing this	eriod from l nt of a Ge on quarter has f is quarterly	ils the progres July 1989 to 30 GaAs High Mobi ocused on devel report discusse	September 1 lity Transis opment of th	989. Thi tor (HMT) e n chann	s program technolog el MISFET	is targeted y. Work fabrication	
			•	,				
						•		
		•			•			
					•		•	
		BILITY OF ABSTRACT		21. ABSTRACT SEC	URITY CLASSI	FICATION		
QUNCLASSIFIED/UNLIMITED				Unclassified 22b. TELEPHONE (Include Area Code) 22c. OFFICE SYMBOL 919-541-6153				
R.J.	R.J. Markunas				nciude Area Co	oce) 22c. OFFIC	JOBMYC 1.	
O FORM 1	473, 84 MAR	83 AP	Redition may be used un		SECURIT	TY CLASSIFICATI	ON OF THIS PAGE	
	-	•	All other editions are of	bsolete.	Unclass			

··· in ala

ULICA

1.0 INTRODUCTION

The following report details the progress on ONR contract number N00014-86-C-0838 during the period from 1 July 1989 to 30 September 1989. Funding is being provided by the Strategic Defense Initiative under the Innovative Science and Technology division through the Office of Naval Research. This program is targeted at development of a Ge on GaAs High Mobility Transistor (HMT) technology.

Work during this quarter has focused on development of the n channel MIS-

PET fabrication process. Two different FET processes have been implemented. One process uses a blanket implant and etched source drain mesas. The other process uses selectively implanted source and drain regions. In the case of the blanket implanted wafer, we have found that annomolous diffision of the implanted phosphorus led to difficulty in isolating the source drain regions. The use of the selective implant process has solved the isolation problem. The results of the etched mesa FETs were described in the previous quarterly reports. This quarterly report discusses the results of the selectively implanted source drain FETs. (AW)

2.0 SELECTIVELY IMPLANTED Ge MISFET PROCESSING

Selective implantation of source and drain regions is the preferred technology or transistor fabrication over etched mesa source drain devices. This is particularly true in Ge where anomolous diffusion of implanted species has been found to ecur. Proper processing of selectively implanted FET structures has allowed fabriation of inversion mode devices which can be turned off and which show reasonable device scaling performance.

The selectively implanted source drain regions were fabricated as outlined below:

2.1 Wafer Masking Procedure for Implantation


- 1. Solvent clean waser in ultrasonic TCE, Acetone and Methanol.
- 2. Rinse wafer 5 minutes in running DI water.
- 3. Dry wafer on hotplate for 5 minutes at 90 °C.
- 4. Spin on photoresist at 4000 RPM.
- 5. Soft bake for 1 minute on hot plate at 90 °C.
- 3. Expose using 1 S/D (dark field) mask.
- 7. Develop using 1 to 5 developer to water.
- Rinse in water for 10 minutes. Blow dry, and HARD BAKE.
- D. Etch wafer in H2O2 solution 3 minutes.

1:H2O2 10:H2O

- 10. Rinse in water 5 min. then blow dry.
- 11. Inspect wafer and package for shipping.

The hard bake process in step 8 is essential to avoid cracking of the photo resist during the implantation process.

The device fabrication process is completed as follows:





2.2 Ion Implantation Schedule

material-- Ge wafers p type (2 bare wafers)

implant species-- Phosphorus

double implant dose-energy schedule

$$1 \times 10^{14} \text{ cm}^{-2} \text{ at } 100 \text{ KeV}$$

$$1 \times 10^{15} \ \mathrm{cm^{-2}}$$
 at 50 KeV

2.3 Gate and Contact Formation

- 1. Deposit Si-SiO₂ gate insulator structure on wafer.
- 2. Sputter deposit 15 min of Al on front side of wafer and 5 min on backside.
- 3. Anneal wafer 30 min at 400 °C.
- 4. Spin on photoresist at 6000 rpm. Soft bake 1 min on 90 °C hotplate.
- 5. Align and expose the wafer using 3 Gate (light field) mask.
- 6. Develop, rinse, blow dry and hard bake the wafer.
- 7. Etch the aluminum using Transene etchant A.
- 8. Remove photoresist with acetone, rinse in acetone, methanol, water, blow dry.
- 9. Dry wafer 1 minute on hot plate.
- 10. Spin on photoresist at 6000 rpm. Soft bake 1 min on 90° C-hot plate.
- 11. Align and expose the wafer using 4 Contact (dark field) mask.
- 12. Develop, no hard bake. Etch 20 seconds in buffer HF, 1 min water rinse, blow dry.

- 13. Sputter deposit 5 min of Al on wafer.
- 14. Liftoff in acetone, rinse in fresh acetone, methanol, and water, blow dry.
- 15. Samples ready for testing.

The annealing of the implanted P takes place during the 400/(deC post metalization anneal process in step 3 of the contact process.

3.0 Ge MISFET ELECTRICAL PERFORMANCE

The MISFET devices described in this section are inversion mode n channel devices. The wafer was masked for implantation such that half of the wafer was completely covered to avoid any implantation, in order to evaluate the effect of the emplantation. It was found that the implantation process had virtually no effect on the interface state density of the Ge-pseudomorphic Si-SiO₂ insulator structure.

Capacitance voltage characteristics of the implanted and unimplanted areas are shown in Figure 1. The interface state densities calculated from the CV data is in the low 10¹¹cm⁻²ev⁻¹ range for both samples. These devices have an oxide thickness of 13 nm. The p type CV characteristics bear out the fact that these are ruly inversion mode devices. Previously reported devices had shown degraded natype CV behavior most likely due to annomolous diffusion of implanted species. Transistor characteristics are shown in Figure 2 for a 2 micron long device and in Figure 3 for a 4 micron long device. The threshold voltage for the devices is approximately -0.2 volts (from the CV characteristic). The maximum transconductance for the 2 micron device is 22 mS/mm and for the 4 micron device is




FIGURE 1a: Capacitance voltage characterstic of the active area of a test die which has been ion implanted in the source drain contact regions.




FIGURE 1b: Capacitance voltage characterstic of the active area of a test die which has not been ion implanted.




FIGURE 2: Transistor characteristics of a 2-micron inversion mode channel in Ge MISFET.




FIGURE 3: Transistor characteristics of a 4-micron inversion mode in channel Ge MISFET

14 mS/mm. There is no looping in the device characteristics. The leakage current of the turned off device is caused partially by the large area source drain regions (these regions were made large to facilitate probing).

4.0 SUMMARY AND PREVIEW

During the 3rd quarter Ge MISFET devices were fabricated using a selective implant technology for the source drain formation. The devices exhibited good transistor behavior with threshold voltages of about -0.2 volts and gains of 22 mS/mm at a gate length of 2 microns.

During the up coming quarter the channel mobility will be measured using the gated Hall pattern on the test die. Contact resistance values will also be measured.

In addition, TEM data of the Ge on GaAs epitaxy will be available for the annual report.